Well it is a long story; let me cover that in the synthesis part of Verilog tutorial. You can refer to Actel HDL coding Style. One simple logic is: any code inside always blocks with edge sensitive sensitivity list, results in flip-flops and assign; inside level sensitive always blocks results in combo logic.
Exchange formats demystified with clear and concise examples.
He has taught VHDL and Verilog HDL courses at selling books A VHDL Primer and A VHDL Synthesis Primer.
Most of the synthesis tools support Verilog HDL
With A VHDL Primer, He teaches courses on VHDL and VHDL Synthesis to internal.
Pearson helps administrators tackle some of the biggest challenges facing colleges and universities by providing content, technology, and service expertise.
Verilog HDL Synthesis A Practical Primer J Bhasker PDF epub Books.